

If the present state "AB = 01" and the input  $x = 0$ , what will be the next state if the two T Flip-Flops input functions are  $T_A = B'x$  and  $T_B = Ax + A'x'$

Select one:

- a. 10
- b. 01
- c. 00
- d. 11

choice


Question 13

Not yet answered

Marked out of 1.00

Flag question


In the circuit below, if both registers A and register B are 16-bit each, then what is the value in hexadecimal of register A after 14 clock pulses. Assume the initial value of A in hexadecimal is 0F0F and the Shift control is active.



- a. 0F0F
- b. C3C3
- c. 3C3C
- d. 1E1E

Clear my choice

The complete count sequence of the counter below (in decimal) with asynchronous clear input is:



- a. 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 0, 1, 2, ...
- b. 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 0, 1, 2, ...
- c. 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, ...
- d. 0, 1, 2, 3, 0, 1, 2, ...
- e. 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 0, 1, 2, ...

Answer



0	0	0	0	1	1
0	0	1	1	0	1
0	1	0	1	0	0
0	1	1	1	0	0
1	0	0	0	0	1
1	0	1	0	1	1
1	1	0	1	0	1
1	1	1	1	0	1

C.


Present State		Input	Next State		Output
A	B	x	A	B	z
0	0	0	1	0	1
0	0	1	1	1	1
0	1	0	1	0	0
0	1	1	1	0	0
1	0	0	0	0	1
1	0	1	0	1	1
1	1	0	1	0	1
1	1	1	1	0	1

[Clear my choice](#)


Type here to search




a.




b.



c.



d.



.Convert  $(1011.101)_2$  to decimal

:Select one

a.  $10(11.625)$

b.  $10(11.65)$

c.  $10(11.25)$

d.  $10(9.625)$

Clear my choice

Question 7

Not yet answered

Marked out of 1.00

Flag question

انتقال إلى...

Second Exam ►



For the function  $F(w,x,y,z)$ , the minimum product of sums (POS) expression

$wx \backslash yz$	00	01	11	10
00	1	1	1	
01	1	1		
11		1		
10		1		


Select one:

- a.  $F(w,x,y,z) = (y+z')(w+y).(w+x+z')$
- b.  $F(w,x,y,z) = (w'+z).(w'+y').(x'+y').(y'+z)$
- c.  $F(w,x,y,z) = (x+y')(w'+x)(w'+z')(w'+y')$
- d.  $F(w,x,y,z) = wz'+wy+xy+yz'$

Clear my choice



The above sequential circuit is built using JK flip-flops is initialized with  $Q_2Q_1Q_0 = 000$ . The state sequence for this circuit for the next 3 clock cycle is:



- a. 001, 010, 011
- b. 100, 011, 001
- c. 111, 110, 101
- d. 100, 110, 111

Next page

Jump to...

answered  
Marked out of  
1.00  
Flag  
question

Present State	Next state		Output	
	X=0	X=1	X=0	X=1
a	d	b	0	0
b	e	a	0	0
c	g	f	0	1
d	a	d	1	0
e	a	d	1	0
f	c	b	0	0
g	a	e	1	0

Select one:

- a. 4 states
- b. 6 states
- c. 5 states




Communication systems using odd parity for error detection, which of the following sequences received at the destination contains an error.

Msg1= 11000110, Msg2= 11001110, Msg3= 10001110, Msg4= 11001101, Msg5= 11111110, Msg6= 11011110, Msg7= 11001111, Msg8= 11001000

- a. Msg5, Msg2, Msg7, and Msg8
- b. Msg1, Msg6, Msg7, and Msg8
- c. Msg1, Msg2, Msg3, and Msg4
- d. Msg1, Msg3, Msg4, and Msg6
- e. Msg1, Msg3, Msg6, and Msg7

To "set" the latch, we should apply



Select one:

- a.  $X = 0, Y = 1$  and  $Z = 0$
- b.  $X = 1, Y = 0$  and  $Z = 0$
- c.  $X = 1, Y = 1$  and  $Z = 0$
- d.  $X = 0, Y = 1$  and  $Z = 1$

# DIGITAL SYSTEMS-Lecture-1203 -

/ My courses / DIGITAL SYSTEMS-Lecture-1203 - ENCS2340 - Meta

Time left 1:4

Give  $F(A,B,C) = A + B\bar{C}$ , find  $F'$  as a standard SOP

a.  $A'(C'+B')$

b.  $A'B'+A'C'$

c.  $A'(C'+B)$

d.  $A'(B\bar{C})'$

e.  $A'B + A'C'$

Clear my choice

Next page




navigation

الوقت المتبقي 1:52:13

3	2	1
11	10	9
19	18	17
27	26	25
35	34	33

Finish attempt



:Select one

- a  Count down ripple counter that counts from 0 to 15
- b  Count up synchronous counter that counts from 0 to 15
- c  Count up ripple counter that counts from 0 to 15
- d  Count up ripple counter that counts from 0 to 7
- e  Count down synchronous counter that counts from 0 to 15


Question  
Not answered  
Marked out of 1.00  
Flag question

Given the following state table, the circuit implementing  $A(t+1)$  is using D Flip-flop


Current State (AB)	Input (x)	Next State ( $D_A D_B$ )	Output (z)
00	0	00	0
00	1	01	0
01	0	00	1
01	1	11	0
10	0	00	1
10	1	10	0
11	0	10	1
11	1	11	0

Select one:


a.



b.



c.




Question 11

Not yet answered  
Marked out of 1.00  
Flag question

If  $S_1=1, S_0=0$  when the Clock is received, then  $A_0(t+1)$  and  $A_1(t+1)$  will be

Time left 1:17:59




Select one:

- a.  $A_0(t+1)=A_1, A_1(t+1)=R$
- b.  $A_0(t+1)=0, A_1(t+1)=1$
- c.  $A_0(t+1)=0, A_1(t+1)=1$
- d.  $A_0(t+1)=A_0, A_1(t+1)=A_1$
- e.  $A_0(t+1)=L, A_1(t+1)=A_0$

?attempt=711288&cmid=255229

E-mail : help@ritaj.ps

In the following circuit, what happens when  $S=R=1$ ?



Select one;

- a. No Change
- b. Both outputs  $Q$  and  $Q'$  are 1
- c. Both outputs  $Q$  and  $Q'$  are 0
- d. Set
- e. Reset

Clear my choice



DELL


Question 18

Not yet answered

Marked out of 1.00

Flag question

Show the state diagram for the sequential circuit, which one is the corresponding State Table?



Type here to search



Time left

Question 12

Not yet  
answered

Marked out of  
1.00

Flag  
question

Convert this number from one base to another:

$$(90E1.01)_{16} = ( \quad )_8$$


- a. 110341.02
- b. 10341.002
- c. 110341.2
- d. 110341.002
- e. 1103410.02

Next pa

# DIGITAL SYSTEMS-Lecture-1203 - ENCS2340

My courses / DIGITAL SYSTEMS-Lecture-1203 - ENCS2340 - Meta / General / Final Ex

For the circuit below, the Output Y is represents




Select one:

- a. the output carry bit of a full adder
- b. the sum bit of a full adder.
- c. the borrow bit of a full adder
- d. the input carry bit of a full adder

Question 16  
 Not yet answered  
 Marked out of 100  
 Flag question

In the circuit below, if both registers A and B are 8-bit each, then what is the value in hexadecimal of registers A after 6 clock pulses. Initial value of A in hexadecimal is 0F and the initial value of B is 5C and the shift control is active.


Time left 1:20:35



- a. AC
- b. 3C
- c. 6B
- d. C3

on 1  
of  
ered  
d out of  
g  
ion


The complete count sequence of the counter below (in decimal) with active -high asynchronous clear input is:



- a. 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 0, 1, 2, ...
- b. 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 0, 1, 2, ...
- c. 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 0, 1, 2, ...
- d. 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, ...
- e. 0, 1, 2, 3, 0, 1, 2, ...

Consider the following circuit the flip-flops are positive edge-triggered D FFs. Each state is designated as a two-bit string  $Q_0Q_1$ . Let the initial state be 00. The state transition sequence is:

- A)  $00 \rightarrow 11 \rightarrow 01$
- B)  $00 \rightarrow 11$
- C)  $00 \rightarrow 10 \rightarrow 01 \rightarrow 11$
- D)  $00 \rightarrow 11 \rightarrow 01 \rightarrow 10$



- a. A
- b. D
- c. B
- d. C

Time left 1:06:35

Question 21

Not yet answered

Marked out of 1.00

Flag question

The group of bits 11001 is serially shifted (right-most bit first) into a 5-bit parallel output shift register with an initial state 01110. After three clock pulses, the register contains \_\_\_\_\_

- a. 00110
- b. 01110
- c. 00001
- d. 00101

[Clear my choice](#)

[Next page](#)


## Question 19

Not yet answered

Marked out of 1.00

Flag question

The above sequential circuit is built using JK flip-flops is initialized with  $Q_2Q_1Q_0 = 000$ . The state sequence for this circuit for the next 3 clock cycle is:




- a. 100,011,001  
 b. 100,110,111  
 c. 001,010,011  
 d. 111,110,101

Question 17  
Not yet answered  
Marked out of 1.00  
Flag question

The following circuit shows a parallel load binary counter, the range of the counter is

Time left 1:05:42



- Select one:
- a. 3 to 12
  - b. 3 to 7
  - c. 3 to 15
  - d. 3 to 5
  - e. 3 to 19

9 16  
17 18  
25 26  
33 34  
Finish off


Question 8

Not yet answered

Marked out of 1.00

Flag question

Consider the following circuit involving three D-type flip-flops used in a certain type of counter configuration. If at some instance prior to the occurrence of the clock edge, **P, Q and R** have a value **0, 1 and 0** respectively, what shall be the value of **P Q R** after the clock edge?



- a. 010
- b. 011
- c. 001
- d. 000

1	2	3
9	10	11
17	18	19
25	26	27
33	34	35

Finish after of ...

0	0	0	1	0	1
0	1	0	1	0	0
0	1	1	1	0	0
1	0	0	0	0	1
1	0	1	0	1	1
1	1	0	1	0	1
1	1	1	1	0	1

c.

Present State		Input	Next State		Output
A	B	x	A	B	z
0	0	0	1	0	1
0	0	1	1	1	1
0	1	0	1	0	0
0	1	1	1	0	0
1	0	0	0	0	1
1	0	1	0	1	1
1	1	0	1	0	1
1	1	1	1	0	1

Clear my choice



DELL

الوقت المتبقي 1:47:31

The result **in BCD** of the following?

$$(599)_{10} + (984)_{10}$$

1010110000011

0001010110000011

111010011101

1000010110000011

001010110000011

.a

.b

.c

.d

.e

Clear my choice

Next page

Question 7


Not yet answered

Marked out of 1.00

Flag question

Time left 1

In the UP/DOWN counter below, which control signal has the priority up or down?



- a. depends on the mode of operation
- b. down
- c. up
- d. same priority

Given the table below for a given sequential circuit to be designed using JK flip-flops, the equation of the J input of flip-flop A is:

Present State		Input	Next State		Flip-Flop Inputs			
A	B		A	B	$J_A$	$K_A$	$J_B$	$K_B$
0	0	0			0			
0	0	1			X			
0	1	0			X			
0	1	1			X			
1	0	0			X			
1	0	1			X			
1	1	0			X			
1	1	1			X			

- a.  $J_A = X + A + B$
- b.  $J_A = X \cdot A \cdot B$
- c.  $J_A = 1$
- d.  $J_A = 0$

The result in **BCD** of the following?


$$(599)_{10} + (984)_{10}$$

- a. 1000010110000011
- b. 111010011101
- c. 0001010110000011
- d. 1010110000011
- e. 0010101100000111

Jump to...



In the circuit below, if both registers A and register B are 16-bit each, then what is the value in hexadecimal of register A after 14 clock pulses. Assume the initial value of A in hexadecimal is 0F0F and the Shift control is active.



- a. 1E1E
- b. 0F0F
- c. C3C3
- d. 3C3C

Question 10

Not yet answered

Marked out of 1.00

Flag question

For the function  $F(w,x,y,z)$ , the minimum product of sums (POS) expression

wx \ yz	00	01	11	10
00	1	1	1	
01	1	1		
11		1		
10		1		


Select one:

- a.  $F(w,x,y,z) = wz' + wy + xy + yz'$
- b.  $F(w,x,y,z) = (y+z')(w+y)(w+x+z')$
- c.  $F(w,x,y,z) = (x+y')(w'+x)(w'+z')(w'+y')$
- d.  $F(w,x,y,z) = (w'+yz)(w'+y')(x'+y')(y'+z)$

Clear my choice

Question 14  
Not yet answered  
Marked out of 1.00  
Flag question

What will be the output of the register below after 2 clock pulses, if its initial values are 1100 in binary and S1S0=01



- a. 0101
- b. 0011
- c. 0000
- d. 1111

Clear my choice

Given the table below for a given sequential circuit to be designed using JK flip-flops, the equation of the J input of flip-flop A is:

Present State		Input	Next State		Flip-Flop Inputs			
A	B		A	B	$J_A$	$K_A$	$J_B$	$K_B$
0	0	0			0			
0	0	1			X			
0	1	0			X			
0	1	1			X			
1	0	0			X			
1	0	1			X			
1	1	0			X			
1	1	1			X			

- a.  $J_A = 1$
- b.  $J_A = X + A + B$
- c.  $J_A = 0$
- d.  $J_A = X \oplus A \oplus B$

Clear my choice

Time left 1:39:05

If the present state "AB = 01" and the input  $x = 0$ , what will be the next state if the two T Flip-Flops input functions are  $T_A = B'x$  and  $T_B = Ax + A'x'$

Select one:

- a. 00
- b. 10
- c. 01
- d. 11

[Clear my choice](#)

[Next page](#)


0

t of

A demultiplexer is used to ...

- a. Select data from several inputs and route it to single output
- b. Perform serial to parallel conversion
- c. Route the data from single input to one of many outputs
- d. None is correct
- e. All is correct

What will be the output of the register below after 2 clock pulses, if its initial values are 1100 in binary and S1S0=01



- a. 0101
- b. 1111
- c. 0000

# DIGITAL SYSTEMS-Lecture-1203 - ENCS2340 - Meta

Final Exam (All Sections) / علم / DIGITAL SYSTEMS-Lecture-1203 - ENCS2340 - Meta / مقرراتي الدراسية / صفحتي الرئيسية

الوقت المتبقي 1:52:37

The complement of the function:  $F = x + 1 + (y'x' + z)'$

$y'x' + z$

.a

1

.b

$x' + 0 + (y'x' + z)$

.c

0

.d

Clear my choice

Question 1

Not yet answered

Marked out of 1.00

Flag question

Next page

انتقال الى...

Second Exam ▶

The group of bits 11001 is serially shifted (right-most bit first) into a 5-bit parallel output shift register with an initial state 01110. After three clock pulses, the register contains \_\_\_\_\_

- a. 00110
- b. 01110
- c. 00001
- d. 00101

[Clear my choice](#)

Convert this number from one base to another:

$$(.711)_8 = ( \quad )_2$$

- a. .111001001
- b. .1110010011
- c. .1110101
- d. .011001001
- e. .01111001001

[Clear my choice](#)



The canonical form for  $F(A, B, C)$  based on the truth table below is

A	B	C	F
0	0	0	1
0	0	1	X
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	X
1	1	0	0
1	1	1	X

Select one:

- a.  $\prod M(3,4,6) * d(1,5,7)$
- b.  $\prod M(0,1,2) * d(1,5)$
- c.  $\sum m(3,4,5,6) + d(1,7)$
- d.  $\sum m(0,2,5) + d(1,5)$

[Clear my choice](#)

Question 1


Not yet answered

Marked out of 1.00

Flag question

Time left 1:51:18

Given the following block diagram: if the output  $Q[3:0]$  is 0011 during the current cycle 1, show the output  $Q$  at  $t+2$  after 2 cycles.



- Select one:
- a. 0011
  - b. 1011
  - c. 0111
  - d. 1101
  - e. 1001

	2	3	4	5
6	7	8	9	10
11	12	13	14	15
16	17	18	19	20
21	22	23	24	25
26	27	28	29	30
31	32	33	34	35
36	37	38	39	40

Final attempt...

Write characteristic equation to construct T-FF from a JK-FF is:

- a.  $Q^+ = T \odot Q$
- b.  $Q^+ = T'Q' \oplus TQ$
- c.  $Q^+ = TQ' + T'Q$
- d.  $Q^+ = T'Q' \cdot TQ$
- e.  $Q^+ = TQ' \oplus T'Q$